

APPENDIX A
"CLEAN" VERSION OF EACH PARAGRAPH/SECTION/CLAIM
37 C.F.R. § 1.121(b)(ii) AND (c)(i)

SPECIFICATION:

Replacement for the paragraph beginning at page 5, line 24 to page 6, line 3:

According to this aspect of the invention, the gate electrode may be silicon dioxide and may have a thickness which is less than 1000Å. The N-type channel region may be formed by a 100 KeV phosphorus implant at a dose of between 5.5×10^{13} atoms/cm² and 8.0×10^{13} atoms/cm². The gate electrode may have a doping concentration roughly corresponding to a 50 KeV boron implant dose of 5×10^{15} atoms/cm².

Replacement for the paragraph beginning at page 6, line 7:

According to this aspect of the invention, the gate oxide may be formed by a pyrogenic process. The gate oxide may be annealed after its formation and may have a thickness of about 500 to 1000Å. The N-type channel region may be formed by a phosphorus implant at a dose of about 7.0×10^{13} atoms/cm².

Replacement for the paragraph beginning at page 9, line 10:

After the openings 32 and 33 have been formed, a phosphorus ion implant is carried out in which ions are implanted through the openings 32 and 33 to form shallow N+ regions 34 and 35, respectively. The ion implant step is carried out at an energy of approximately 120 KeV at a dose of about 3.0×10^{15} atoms/cm², for example.

Replacement for the paragraph beginning at page 9, line 16:

Thereafter, a second mask is applied, and a further oxide etch is carried out in which a part of the remaining portion of oxide layer 31 is removed from the active areas of the chip but is

b1
cont

left in the termination regions (not shown). A boron ion implant step is then carried out at an energy of roughly 120 KeV and at a dose of about 1×10^{12} atoms/cm², for example. The boron implant reduces the JFET resistance and forms an enhanced P- layer 36, shown in Figure 3. A screening oxide layer may be grown in the device areas prior to the enhancement implant.

b6

Replacement for the paragraph beginning at page 10, line 15:

The etched areas 40 and 41 serve as openings for subsequent channel and source implants which are shown in Figure 7. Typically, a phosphorus ion implant step is carried out at a dose of roughly 5.5×10^{13} atoms/cm² to 8×10^{13} atoms/cm² and at an energy of about 100 KeV, for example. A screening oxide may be grown prior to the implant to protect the surface of the wafer. The phosphorus ions are then driven in to form regions 42 and 43 having a desired junction depth.

b6

Replacement for the paragraph beginning at page 10, line 24 to page 11, line 2:

Then, boron ions are implanted through openings 40 and 41. The implant is typically carried out at an energy of about 50 KeV at a dose of approximately 3×10^{15} atoms/cm², for example, and is then driven in to form the P+ source regions 44 and 45 shown in Figure 8.

b1

Replacement for the paragraph beginning at page 11, line 26 to page 12, line 11:

Following the formation of the gate oxide layer 46, a polysilicon layer 47 is formed over the device surface and, in accordance with another aspect of the invention, is heavily doped with boron. A blanket dose of boron is implanted into the polysilicon to form a layer of P-type polysilicon from which the gate electrode is subsequently formed, according to this aspect of the invention. The polysilicon is doped with about a 5×10^{15} atoms/cm² dose at an energy of roughly 50 KeV, for example. The polysilicon layer 47 is then covered by a very shallow oxide layer (not shown) which can have a thickness, for example, of about 500Å and can serve as a mask for patterning the polysilicon layer 46 in a later step.

B8
Replacement for the paragraph beginning at page 12, line 26 to page 13, line 7:

The interlayer oxide 50 is then doped with approximately a 1×10^{14} atoms/cm² dose of arsenic ions at an energy of about 120 KeV, for example. The arsenic implant changes the etch rate of the doped portion of the interlayer oxide 50 so that during the subsequent etching steps, the oxide is etched to have tapered profiles 53 and 54 in the contact area. This tapered profile improves the step coverage of the subsequently deposited contact metal layer.

B9
Replacement for the paragraph beginning at page 17, line 11 to page 18, line 3:

Here, the caps of the T0-3 packages were removed, and the devices placed into a vacuum chamber. An ion beam was directed onto the die and covered the complete die surface. The samples were irradiated, one at a time, for a period determined by the ion flux and the desired fluence of the ion beam. In this example, the ion flux was limited to 1×10^4 ions/cm²/s and the fluence was set at 5×10^5 ions. In this example, the samples were irradiated with krypton ions with an LET of 41 MeV/(mg/cm²) at an energy of four hundred MeV. Devices of each high power type were tested at each combination of V_{gs} and V_{ds} bias. The measured threshold voltages of each device are shown in Figure 14. As shown, the threshold voltage remains with the -5V specification. Thus, the P- channel device of the invention is suitable for both total radiation dose environments as well as SEE environments, particularly for the more common applications where the P- channel device receives a positive gate voltage of no more than a few volts.

B10
CLAIMS (with indication of amended or new):

1. (Amended) A MOS gated device which is resistant to single event radiation failure and having improved total dose radiation resistance; said device comprising:
 - a P-type substrate having substantially flat, parallel upper and lower surfaces;
 - a plurality of laterally spaced N-type body regions extending from said upper surface into said substrate;